


MIPS-Light Instruction Set Summary

The MIPS-Light ISA is a stripped down version of the MIPS R2000 ISA which is very close to the DLX ISA that is described in the textbook. The main difference between MIPS-Light ISA and DLX ISA concerns the branch instructions. MIPS-Light allows branches that have equal and not-equal comparisons between any two registers. When one of the registers is `r0`, the branch instruction is equivalent to a `beqz` or a `bnez` instruction in DLX. Please ignore references to the instructions `bltzal` and `bgezal`, which are not implemented in the MIPS-Lite Verilog model.

5.0.1 Instruction Formats



In addition to the standard R2000 formats shown above, the MIPS-lite instruction set also has an additional format for the `bltz` and `bgez` instructions:

Bit: [31-26] [25-21] [20-16] [15-0]

Field: op=REGIMM rs sub offset

5.0.2 Load and Store Instructions

Instruction	Format and Description	op	base	rt	offset
Load Word	<i>LW</i> <i>rt</i> , <i>offset</i> (<i>base</i>) Sign-extend 16-bit <i>offset</i> and add to contents of register <i>base</i> to form address. Load contents of addressed word into register <i>rt</i> .				
Store Word	<i>SW</i> <i>rt</i> , <i>offset</i> (<i>base</i>) Sign-extend 16-bit <i>offset</i> and add to contents of register <i>base</i> to form address. Store the contents of register <i>rt</i> at addressed location.				

5.0.3 ALU Instructions

Instruction	Format and Description
ADD Immediate	<div style="display: flex; align-items: center; gap: 10px;"> <div style="border: 1px solid black; padding: 2px;">op</div> <div style="border: 1px solid black; padding: 2px;">rs</div> <div style="border: 1px solid black; padding: 2px;">rt</div> <div style="border: 1px solid black; padding: 2px;">immediate</div> </div> <p><i>ADDI</i> <i>rt,rs,immediate</i> Add 16-bit sign-extended <i>immediate</i> to register <i>rs</i> and place the 32-bit result in register <i>rt</i>. Trap on 2's-complement overflow.</p>
ADD Immediate Unsigned	<p><i>ADDIU</i> <i>rt,rs,immediate</i> Add 16-bit sign-extended <i>immediate</i> to register <i>rs</i> and place the 32-bit result in register <i>rt</i>. Do not trap on overflow.</p>
Set on Less Than Immediate	<p><i>SLTI</i> <i>rt,rs,immediate</i> Compare 16-bit sign-extended <i>immediate</i> with register <i>rs</i> as signed 32-bit integers. Result = 1 if <i>rs</i> is less than <i>immediate</i>; otherwise result = 0. Place result in register <i>rt</i>.</p>
Set on Less Than Immediate Unsigned	<p><i>SLTIU</i> <i>rt,rs,immediate</i> Compare 16-bit sign-extended <i>immediate</i> with register <i>rs</i> as unsigned 32-bit integers. Result = 1 if <i>rs</i> is less than <i>immediate</i>; otherwise result = 0. Place result in register <i>rt</i>.</p>
AND Immediate	<p><i>ANDI</i> <i>rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i>, AND with contents of register <i>rs</i> and place the result in register <i>rt</i>.</p>
OR Immediate	<p><i>ORI</i> <i>rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i>, OR with contents of register <i>rs</i> and place the result in register <i>rt</i>.</p>
Exclusive OR Immediate	<p><i>XORI</i> <i>rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i>, exclusive OR with contents of register <i>rs</i> and place the result in register <i>rt</i>.</p>
Load Upper Immediate	<p><i>LUI</i> <i>rt,immediate</i> Shift 16-bit <i>immediate</i> left 16 bits. Set least significant 16 bits of word to zeros. Store the result in register <i>rt</i>.</p>

Instruction	Format and Description	op	rs	rt	rd	sa	function
Add	<i>ADD rd,rs,rt</i> Add contents of registers <i>rs</i> and <i>rt</i> and place the 32-bit result in register <i>rd</i> . Trap on 2's-complement overflow.						
Add Unsigned	<i>ADDU rd,rs,rt</i> Add contents of registers <i>rs</i> and <i>rt</i> and place the 32-bit result in register <i>rd</i> . Do not trap on overflow.						
Subtract	<i>SUB rd,rs,rt</i> Subtract contents of registers <i>rt</i> from <i>rs</i> and place the 32-bit result in register <i>rd</i> . Trap on 2's-complement overflow.						
Subtract Unsigned	<i>SUBU rd,rs,rt</i> Subtract contents of registers <i>rt</i> from <i>rs</i> and place the 32-bit result in register <i>rd</i> . Do not trap on overflow.						
Set on Less Than	<i>SLT rd,rs,rt</i> Compare contents of register <i>rt</i> to register <i>rs</i> as signed 32-bit integers. Result = 1 if <i>rs</i> is less than <i>rt</i> ; otherwise result = 0.						
Set on Less Than Unsigned	<i>SLTU rd,rs,rt</i> Compare contents of register <i>rt</i> to register <i>rs</i> as unsigned 32-bit integers. Result = 1 if <i>rs</i> is less than <i>rt</i> ; otherwise result = 0.						
AND	<i>AND rd,rs,rt</i> Bitwise AND the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .						
OR	<i>OR rd,rs,rt</i> Bitwise OR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .						
Exclusive OR	<i>XOR rd,rs,rt</i> Bitwise exclusive OR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .						
NOR	<i>NOR rd,rs,rt</i> Bitwise NOR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .						

Instruction	Format and Description	op	rs	rt	rd	sa	function
Shift Left Logical	<i>SLL rd,rt,sa</i> Shift the contents of register <i>rt</i> left by <i>sa</i> bits, inserting zeros into the low order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Right Logical	<i>SRL rd,rt,sa</i> Shift the contents of register <i>rt</i> right by <i>sa</i> bits, inserting zeros into the high order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Right Arithmetic	<i>SRA rd,rt,sa</i> Shift the contents of register <i>rt</i> right by <i>sa</i> bits, sign-extending the high order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Left Logical Variable	<i>SLLV rd,rt,rs</i> Shift the contents of register <i>rt</i> left. The low order 5 bits of register <i>rs</i> specify the number of bits to shift left; insert zeros into the low order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						
Shift Right Logical Variable	<i>SRLV rd,rt,rs</i> Shift the contents of register <i>rt</i> right. The low order 5 bits of register <i>rs</i> specify the number of bits to shift right; insert zeros into the high order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						
Shift Right Arithmetic Variable	<i>SRAV rd,rt,rs</i> Shift the contents of register <i>rt</i> right. The low order 5 bits of register <i>rs</i> specify the number of bits to shift right; sign-extend the high order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						

5.0.4 Jump and Branch Instructions

Instruction	Format and Description	op	target				
Jump	<i>J target</i> Shift the 26-bit <i>target</i> address left two bits, combine with high order four bits of the PC, and jump to the address with a 1-instruction delay.						
Jump And Link	<i>JAL target</i> Shift the 26-bit <i>target</i> address left two bits, combine with high order four bits of the PC, and jump to the address with a 1-instruction delay. Place the address of the instruction following the delay slot in <i>r31</i> (<i>Link</i> register).						
Instruction	Format and Description	op	rs	rt	rd	sa	function
Jump Register	<i>JR rs</i> Jump to the address contained in register <i>rs</i> , with a 1-instruction delay.						
Jump And Link Register	<i>JALR rs, rd</i> Jump to the address contained in register <i>rs</i> , with a 1-instruction delay. Place the address of the instruction following the delay slot in register <i>rd</i> .						

ERRATA: The correct *JALR* instruction format is:

JALR rd, rs

Instruction	Format and Description				
Branch on Equal	<i>BEQ rs,rt,offset</i> <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>op</td><td>rs</td><td>rt</td><td>offset</td></tr></table> Branch to target address if register <i>rs</i> is equal to register <i>rt</i> .	op	rs	rt	offset
op	rs	rt	offset		
Branch on Not Equal	<i>BNE rs,rt,offset</i> Branch to target address if register <i>rs</i> is not equal to register <i>rt</i> .				
Branch on Less than or Equal Zero	<i>BLEZ rs,offset</i> Branch to target address if register <i>rs</i> is less than or equal to zero.				
Branch on Greater Than Zero	<i>BGTZ rs,offset</i> Branch to target address if register <i>rs</i> is greater than zero.				
Branch on Less Than Zero	<i>BLTZ rs,offset</i> <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>REGIMM</td><td>rs</td><td>sub</td><td>offset</td></tr></table> Branch to target address if register <i>rs</i> is less than zero.	REGIMM	rs	sub	offset
REGIMM	rs	sub	offset		
Branch on Greater than or Equal Zero	<i>BGEZ rs,offset</i> Branch to target address if register <i>rs</i> is greater than or equal to zero.				
Branch on Less Than Zero And Link	<i>BLTZAL rs,offset</i> Place address of instruction following the delay slot in register <i>r31</i> (Link register). Branch to target address if register <i>rs</i> is less than zero.				
Branch on Greater than or Equal Zero And Link	<i>BGEZAL rs,offset</i> Place address of instruction following the delay slot in register <i>r31</i> (Link register). Branch to target address if register <i>rs</i> is greater than or equal to zero.				