

COMP9242 Advanced OS

S2/2016 W03: Virtualization

@GernotHeiser

Never Stand Still

Engineering

Computer Science and Engineering

Copyright Notice

These slides are distributed under the Creative Commons Attribution 3.0 License

- You are free:
 - to share—to copy, distribute and transmit the work
 - to remix—to adapt the work
- under the following conditions:
 - Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows:

"Courtesy of Gernot Heiser, UNSW Australia"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode



Virtual Machine (VM)


"A VM is an efficient, isolated duplicate of a real machine" [Popek&Goldberg 74]

- Duplicate: VM should behave identically to the real machine
 - Programs cannot distinguish between real or virtual hardware
 - Except for:
 - Fewer resources (and potentially different between executions)
 - Some timing differences (when dealing with devices)
- Isolated: Several VMs execute without interfering with each other
- Efficient: VM should execute at speed close to that of real hardware
 - Requires that most instruction are executed directly by real hardware

Hypervisor aka virtual-machine monitor: Software implementing the VM

"Real machine": Modern usage more general, "virtualise" any API








Why Virtual Machines?


- Historically used for easier sharing of expensive mainframes
 - Run several (even different) OSes on same machine
 - called guest operating system
 - Each on a subset of physical resources
 - Can run single-user single-tasked OS in time-sharing mode
 - legacy support
- Gone out of fashion in 80's
 - Time-sharing OSes common-place
 - Hardware too cheap to worry...





Why Virtual Machines?


- Renaissance in recent years for improved isolation
- Server/desktop virtual machines
 - Improved QoS and security
 - Uniform view of hardware
 - Complete encapsulation
 - o replication
 - migration/consolidation
 - checkpointing
 - debugging
 - Different concurrent OSes
 - o eg Linux + Windows
 - Total mediation
- Would be mostly unnecessary
 - ... if OSes were doing their job!





Why Virtual machines

- Core driver today is Cloud computing
 - Increased utilisation by sharing hardware
 - Reduced maintenance cost through scale
 - On-demand provisioning
 - Dynamic load balancing though migration






A.com

App

Why Virtual Machines?


- Embedded systems: integration of heterogenous environments
 - RTOS for critical real-time functionality
 - Standard OS for GUIs, networking etc
- Alternative to physical separation
 - low-overhead communication
 - size, weight and power (SWaP) reduction
 - consolidate complete components
 - including OS,
 - o certified
 - supplied by different vendors
 - legacy support
 - "dual-persona" phone
 - secure domain on COTS device





Hypervisor aka Virtual Machine Monitor


- Program that runs on real hardware to implement the virtual machine
- Controls resources
 - Partitions hardware
 - Schedules guests
 - o "world switch"
 - Mediates access to shared resources
 - o e.g. console
- Implications
 - Hypervisor executes in privileged mode
 - Guest software executes in unprivileged mode
 - Privileged instructions in guest cause a trap into hypervisor
 - Hypervisor interprets/emulates them
 - Can have extra instructions for hypercalls






Native vs. Hosted VMM

Native/Classic/ Bare-metal/Type-I



Hosted/Type-II




- Hosted VMM beside native apps
 - Sandbox untrusted apps
 - Convenient for running alternative OS on desktop
 - leverage host drivers
- Less efficient
 - Double node switches
 - Double context switches
 - Host not optimised for exception forwarding



Virtualization Mechanics: Instruction Emulation

- Traditional trap-and-emulate (T&E) approach:
 - guest attempts to access physical resource
 - hardware raises exception (trap), invoking HV's exception handler
 - hypervisor emulates result, based on access to virtual resource
- Most instructions do not trap
 - prerequisite for efficient virtualisation
 - requires VM ISA (almost) same as processor ISA





Trap-and-Emulate Requirements

Definitions:

- Privileged instruction: traps when executed in user mode
 - Note: NO-OP is insufficient!
- Privileged state: determines resource allocation
 - Includes privilege mode, addressing context, exception vectors...
- Sensitive instruction: control- or behaviour-sensitive
 - control sensitive: changes privileged state
 - behaviour sensitive: exposes privileged state
 - o incl instructions which are NO-OPs in user but not privileged state
- Innocuous instruction: not sensitive
- Some instructions are inherently sensitive
 - eg TLB load
- Others are context-dependent
 - eg store to page table




Trap-and-Emulate Architectural Requirements

- T&E virtualisable: all sensitive instructions are privileged
 - Can achieve accurate, efficient guest execution
 - o ... by simply running guest binary on hypervisor
 - VMM controls resources
 - Virtualized execution indistinguishable from native, except:
 - resources more limited (smaller machine)
 - timing differences (if there is access to real time clock)

Recursively virtualisable:

- run hypervsior in VM
- possible if hypervsior not timing dependent, overheads low





Impure Virtualization

- Virtualise other than by T&E of unmodified binary
- Two reasons:
 - Architecture not T&E virtualisable
 - Reduce virtualisation overheads
- Change guest OS, replacing sensitive instructions
 - by trapping code ("hypercalls")
 - by in-line emulation code

```
ld r0, curr_thrd
ld r1, (r0,ASID)
mv r1, PSR
ld sp, (r1,kern_stk)
```

- Two approaches
 - binary translation: change binary
 - para-virtualisation: change ISA

```
ld r0, curr_thrd
ld r1, (r0,ASID)
trap
ld sp, (r1,kern_stk)
```

```
ld r0, curr_thrd
ld r1, (r0,ASID)
jmp fixup_15
ld sp, (r1,kern_stk)
```




Binary Translation

- Locate sensitive instructions in guest binary, replace on-the-fly by emulation or trap/hypercall
 - pioneered by VMware
 - detect/replace combination of sensitive instruction for performance
 - modifies binary at load time, no source access required
- Looks like pure virtualisation!
- Very tricky to get right (especially on x86!)
 - Assumptions needed about sane guest behaviour
 - "Heroic effort" [Orran Krieger, then IBM, later VMware]



Para-Virtualization

- New(ish) name, old technique
 - coined by Denali [Whitaker '02], popularised by Xen [Barham '03]
 - Mach Unix server [Golub '90], L4Linux [Härtig '97], Disco [Bugnion '97]
- Idea: manually port guest OS to modified (more high-level) ISA
 - Augmented by explicit hypervisor calls (hypercalls)
 - higher-level ISA to reduce number of traps
 - o remove unvirtualisable instructions
 - o remove "messy" ISA features which complicate
 - Generally outperforms pure virtualisation, binary re-writing
- Drawbacks:
 - Significant engineering effort
 - Needs to be repeated for each guest-ISA-hypervisor combination
 - Para-virtualised guests must be kept in sync with native evolution
 - Requires source






Virtualization Overheads

- VMM must maintain virtualised privileged machine state
 - processor status
 - addressing context
 - device state
- VMM needs to emulate privileged instructions
 - translate between virtual and real privileged state
 - eg guest ↔ real page tables
- Virtualisation traps are expensive
 - >1000 cycles on some Intel processors!
 - Better recently, Haswell has <500 cyc round-trip
- Some OS operations involve frequent traps
 - STI/CLI for mutual exclusion
 - frequent page table updates during fork()
 - MIPS KSEG addresses used for physical addressing in kernel




Virtualization and Address Translation



Must implement with single MMU translation!




Virtualization Mechanics: Shadow Page Table





Virtualization Mechanics: Shadow Page Table





Virtualisation Semantics: Lazy Shadow Update

Guest OS Hypervisor User write-protect GPT add mapping to **GPT** unprotect GPT & mark dirty add mappings... update dirty shadow return to user write-protect GPT access new page . . .




Virtualisation Semantics: Lazy Shadow Update


Guest OS Hypervisor User write-protect GPT invalidate mapping in GPT unprotect GPT & mark dirty invalidate mapping flush TLB update dirty shadow write-protect GPT flush TLB continue



Virtualization Mechanics: Real Guest PT




Virtualization Mechanics: Optimised Guest PT






Virtualization Techniques

- Impure virtualisation methods enable new optimisations
 - avoid traps through ability to control the ISA
 - changed contract between guest and hypervisor
- Example: virtualised guest page table
 - lazy update of virtual state (TLB semantics)
- Example: virtual interrupt-enable bit (in virtual PSR)
 - requires changing guest's idea of where this bit lives
 - hypervisor knows about VM-local virtual state
 - o eg queue vitual interrupt until guest enables in virtual PSR






Virtualization Mechanics: 3 Device Models






Virtualization Mechanics: Emulated Device






Virtualization Mechanics: Split Driver (Xen speak)





Virtualization Mechanics: Driver OS (Xen Dom0)




- Leverage Driver-OS native drivers
 - no driver porting
 - must trust completeDriver OS guest!
 - huge TCB!



Virtualization Mechanics: Pass-Through Driver

- Unmodified native driver
- Can't share device between VMs
- Must trust driver (and guest)
 - unless have hardware support (I/O MMU)

Available on modern x86, latest ARM






Modern Architectures Not T&E Virtualisable

- Examples:
 - x86: many non-virtualizable features
 - e.g. sensitive PUSH of PSW is not privileged
 - segment and interrupt descriptor tables in virtual memory
 - segment description expose privileged level
 - MIPS: mostly ok, but
 - o kernel registers k0, k1 (for save/restore state) user-accessible
 - performance issue with virtualising KSEG addresses
 - ARM: mostly ok, but
 - o some instructions undefined in user mode (banked registers, CPSR)
 - o PC is a GPR, exception return is MOVS to PC, doesn't trap
- Addressed by virtualization extensions to ISA
 - x86, Itanium since ~2006 (VT-x, VT-i, AMD-V), ARM since '12
 - additional processor modes and other features
 - all sensitive ops trap into hypervisor or made innocuous (shadow state)
 - o eg guest copy of PSW



x86 Virtualization Extensions (VT-x)


- New processor mode: VT-x root mode
 - orthogonal to protection rings
 - entered on virtualisation trap





ARM Virtualization Extensions (1)

Hyp mode




New privilege level

- Strictly higher than kernel
- Virtualizes or traps all sensitive instructions
- Only available in ARM TrustZone "normal world"




ARM Virtualization Extensions (2)

Configurable Traps x86 similar




Virtual syscall



ARM Virtualization Extensions (3)


Emulation

- 1) Load faulting instruction
 - Compulsory L1-D miss!
- 2) Decode instruction
 - Complex logic
- 3) Emulate instruction
 - · Usually straightforward






ARM Virtualization Extensions (3)






ARM Virtualization Extensions (4)






ARM Virtualization Extensions (4)






ARM Virtualization Extensions (5)





ARM Virtualization Extensions (6)

System MMU (I/O MMU)



- Devices use virtual addresses
- Translated by system MMU
 - elsewhere called I/O MMU
 - translation cache, like TLB
 - reloaded from same page table

x86 different __(VT-d)

Many ARM SoCs different

- Can do pass-through I/O safely
 - guest accesses device registers
 - no hypervisor invocation




World Switch

x86

- VM state is ≤ 4 KiB
- Save/restore done by hardware on VMexit/VMentry
- Fast and simple


ARM

- VM state is 488 B
- Save/restore done by software (hypervisor)
- Selective save/restore
 - Eg traps w/o world switch





Microkernel as Hypervisor (NOVA, seL4)





Hybrid Hypervisor OSes

- Idea: turn standard OS into hypervisor
 - ... by running in VT-x root mode
 - eg: KVM ("kernel-based virtual machine")
- Can re-use Linux drivers etc
- Huge trusted computing base!
- Often falsely called a Type-2 hypervisor

Root Non-Root VM **Native** Linux Linux Guest Guest demons apps apps apps Ring 3 Ring 0 Guest Guest Linux kernel kernel kernel VM exit

Variant: VMware MVP


- ARM hypervisor
 - pre-HW support
- re-writes exception vectors in Android kernel to catch virtualization traps in guest

Hypervisor



ARM: seL4 vs KVM [Dall&Nieh '14]

seL4 KVM



Virtualisation Cost (KVM)

Micro BM	ARM A15 cycles	x86 Sandybridge cycles
VM exit+entry	27	821
World Switch	1,135	814
I/O Kernel	2,850	3,291
I/O User	6,704	12,218
EOI+ACK	13,726	2,305

KVM needs WS for any hypercall!

Source: [Dall&Nieh, ASPLOS'14]

Component	ARM LoC	x86 LoC
Core CPU	2,493	16,177
Page Faults	738	3,410
Interrupts	1,057	1,978
Timers	180	573
Other	1,344	1,288
Total	5,812	25,367



Fun and Games with Hypervisors

- Time-travelling virtual machines [King '05]
 - debug backwards by replay VM from checkpoint, log state changes
- SecVisor: kernel integrity by virtualisation [Seshadri '07]
 - controls modifications to kernel (guest) memory
- Overshadow: protect apps from OS [Chen '08]
 - make user memory opaque to OS by transparently encrypting
- Turtles: Recursive virtualisation [Ben-Yehuda '10]
 - virtualize VT-x to run hypervisor in VM
- CloudVisor: mini-hypervisor underneath Xen [Zhang '11]
 - isolates co-hosted VMs belonging to different users
 - leverages remote attestation (TPM) and Turtles ideas

... and many more!



Hypervisors vs Microkernels

- Both contain all code executing at highest privilege level
 - Although hypervisor may contain user-mode code as well
 - privileged part usually called "hypervisor"
 - user-mode part often called "VMM" —
- Both need to abstract hardware resources
 - Hypervisor: abstraction closely models hardware
 - Microkernel: abstraction designed to support wide range of systems
- What must be abstracted?
 - Memory
 - CPU
 - I/O
 - Communication

Difference to traditional terminology!



What's the difference?

Just page tables in disguise


Resource	Hypervisor	Microkernel
Memory	Virtual MMU (vMMU)	Address space
CPU	Virtual CPU (vCPU)	Thread or scheduler activation kerne
1/0	 Simplified virtual device Driver in hypervisor Virtual IRQ (vIRQ) 	iPC interface to schedu activition Interrupt IPC Real
Communication	Virtual NIC, with driver and network stack	High-performa. Difference? message-passing IPC


- Similar abstractions
- Optimised for different use cases

Modelled on HW, Re-uses SW Minimal overhead, Custom API



Closer Look at I/O and Communication





- Communication is critical for I/O
 - Microkernel IPC is highly optimised
 - Hypervisor inter-VM communication is frequently a bottleneck



Hypervisors vs Microkernels: Drawbacks

Hypervisors:

- Communication is Achilles heel
 - more important than expected
 critical for I/O
 - plenty improvement attempts in Xen

- Most hypervisors have big TCBs
 - infeasible to achieve high assurance of security/safety
 - in contrast, microkernel implementations can be proved correct

Microkernels:

- Not ideal for virtualization
 - API not very effective
 - L4 virtualization performance close to hypervisor
 - o effort much higher
 - Needed for legacy support
 - No issue with H/W support?
- L4 model uses kernelscheduled threads for more than exploiting parallelism
 - Kernel imposes policy
 - Alternatives exist, eg. K42 uses scheduler activations

