


COMP9242 Advanced OS

S2/2016 W09: Microkernel Design & Implementation @GernotHeiser

Never Stand Still Engineering Computer Science and Engineering

Microkernel Principles: Minimality



Copyright Notice

These slides are distributed under the Creative Commons Attribution 3.0 License


- You are free:
 - to share-to copy, distribute and transmit the work
 - to remix-to adapt the work
- under the following conditions:
 - Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows:


"Courtesy of Gernot Heiser, UNSW Australia"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode

2 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License

Consequence : User-level Services





Minimality: Source Code Size


Name	Architecture	C/C++	asm	total kSLOC
Original	i486	0	6.4	6.4
L4/Alpha	Alpha	0	14.2	14.2
L4/MIPS	MIPS64	6.0	4.5	10.5
Hazelnut	x86	10.0	0.8	10.8
Pistachio	x86	22.4	1.4	23.0
L4-embedded	ARMv5	7.6	1.4	9.0
OKL4 3.0	ARMv6	15.0	0.0	15.0
Fiasco.OC	x86	36.2	1.1	37.6
seL4	ARMv6	9.7	0.5	10.2


10.2


Name	Year	Processor	MHz	Cycles	μs
Original	1993	i486	50	250	5.00
Original	1997	Pentium	160	121	0.75
L4/MIPS	1997	R4700	100	86	0.86
L4/Alpha	1997	21064	433	45	0.10
Hazelnut	2002	Pentium 4	1,400	2,000	1.38
Pistachio	2005	Itanium	1,500	36	0.02
OKL4	2007	XScale 255	400	151	0.64
NOVA	2010	i7 Bloomfield (32-bit)	2,660	288	0.11
seL4	2013	i7 Haswell (32-bit)	3,400	301	0.09
seL4	2013	ARM11	532	188	0.35
seL4	2013	Cortex A9	1,000	316	0.32
				\sim	


L4 IPC Performance over 20 Years

6 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License









Abstracting Memory: Address Spaces



- Minimum address-space abstraction: empty slots for page mappings
 - paging server can fill with mappings
 - \circ virtual address \rightarrow physical address + permissions
- Can be
 - page-table-like: array under full user control (traditional L4)
 - TLB-like: cache for mappings which may vanish (OKL4 Microvisor) o Less predictable performance – real-time?
- Main design decision: is source of a mapping a page or a frame?
 - Frame: hardware-like
 - Page: recursive address spaces (original L4 model)

14 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License

Recursive Address Space Experience

API complexity: Recursive address-space model

- Conceptually elegant
 - trivially supports virtualization
- Drawback: Complex mapping database
 - Kernel needs to track mapping relationship Tear down dependent mappings on unnar

 - Mapping database problems:
 - accounts for 1/4–1/2 of kernel memory use
 - SMP coherence is performance bottlenect
- NICTA's L4-embedded, OKL4 removed Mb
 - Map frames rather than pages
 - o need separate abstraction for frames / physical memory
 - o subsystems no longer virtualizable (even in OKL4 cap model)
- Properly addressed by seL4's capability-based model
 - But have cap derivation tree, subject of on-going research

Abstracting Execution


- · Can abstract as:
 - kernel-scheduled threads
 - Forces (scheduling) policy into the kernel
 - vCPUs or scheduler activations
 - $\,\circ\,$ This essentially virtualizes the timer interrupt through upcall
 - Scheduler activations also upcall for exceptions, blocking etc
 - Multiple vCPUs only for real multiprocessing
- · Threads can be tied to address space or "migrating"



- Implementation-wise not much of a difference
- Both need a stack in either domain
- ... but migrating thread requires kernel to provide/cache stacks
- Tight integration/interdependence with IPC model!

17 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License 💀 💀

L4 IPC





Abstracting Interrupts and Exceptions


- · Can abstract as:
 - Upcall to interrupt/exception handler
 - $\circ\,$ hardware-like diversion of execution
 - o need to save enough state to continue interrupted execution
 - IPC message to handler from magic "hardware thread"
 - o OS-like
 - $\circ\,$ needs separate handler thread ready to receive





- Page fault traditionally special-cased (separate handler)
 - IPC message to page-fault server rather than exception handler
 - seL4 only has one exception handler endpoint

















Original L4 Design and Implementation

Implement. Tricks [SOSP'93] Design Decisions [SOSP'95]

- Process kernet
- Virtual TCB array
- Lazy scheduling
- Direct process switch
- Non-preemptible
- Non-portable
- Non-standard calling convention
- Assembler

- Synchronous IPC
- Rich message structure, arbitrary out-of-line messages
- Zero-copy register messages
- User-mode page-fault handlers
- Threads as IPC destinations
- PC timeouts
- Hierarchical IPC control
- User-mode device drivers
- Process hierarchy
- Recursive address-space construction

45 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License

Osel4 Design Principles

- · Fully delegatable access control
- All resource management is subject to user-defined policies
 Applies to kernel resources too!
- Suitable for formal verification
 - Requires small size, avoid complex constructs
- · Performance on par with best-performing L4 kernels
 - Prerequisite for real-world deployment!
- Suitability for real-time use
 - Important for safety-critical systems

(Informal) Requirements for Formal Verification

© 2016 Gernot Heiser, Distributed under CC Attribution License

- Verification scales poorly ⇒ small size (LOC and API)
- Conceptual complexity hurts ⇒ KISS

Reflecting on Changes

2. Over-optimised IPC abstraction

Communication

Synchronisation

IPC mangles:

46 COMP9242 S2/2016 W09

Original L4 design had two major shortcomings

- Poor/non-existent control over kernel memory use

- Poor information hiding (IPC addressed to threads)

• Memory management – sending mappings

Scheduling – time-slice donation

- Insufficient mechanisms for authority delegation

- Arbitrary limits on number of address spaces and threads (policy!)

1. Insufficient/impractical resource control

Inflexible process hierarchies (policy!)


- Global invariants are expensive ⇒ KISS
- Concurrency difficult to reason about ⇒ single-threaded kernel

Largely in line with traditional L4 approach!

Main restriction presently is not passing pointers to stack variables







Osel4 Other Open Questions

Summer/thesis topics!

- · Time and space overhead of mapping operations
 - Model is not really tested on truly dynamic systems
 - Presently no support for superpages or batching mappings
 - Needs thorough, in-depth evaluation and playing with tradeoffs
- Interrupt handling model
 - Presently handler needs two syscalls
 - Acknowledging interrupt
 - $_{\odot}$ Waiting for next interrupt
 - Keeps wait() implementation fast and simple, but may not be optimal
 - Needs thorough, in-depth evaluation and playing with tradeoffs

Lessons From 20 Years of L4

- · Minimality is excellent driver of design decisions
 - L4 kernels have become simpler over time
 - Policy-mechanism separation (user-mode page-fault handlers)
 - Device drivers really belong to user level
 - Minimality is key enabler for formal verification!
- · IPC speed still matters
 - But not everywhere, premature optimisation is wasteful
 - Compilers have got so much better
 - Verification does not compromise performance
 - Verification invariants can help improve speed! [Shi, OOPSLA'13]
- Capabilities are the way to go
 - Details changed, but principles remained

UNSV

Microkernels rock! (If done right!)

54 COMP9242 S2/2016 W09 © 2016 Gernot Heiser. Distributed under CC Attribution License