

Copyright Notice

These slides are distributed under the Creative Commons Attribution 3.0 License

- You are free:
 - to share—to copy, distribute and transmit the work
 - to remix—to adapt the work
- under the following conditions:
 - Attribution:** You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows:

"Courtesy of Gernot Heiser, UNSW Sydney"

The complete license text can be found at <http://creativecommons.org/licenses/by/3.0/legalcode>

Quantifying Security Impact of Operating-System Design

Quantifying OS-Design Security Impact

Approach:

- Examine all **critical** Linux CVEs (vulnerabilities & exploits database)

- easy to exploit
- high impact
- no defence available
- confirmed


115 critical Linux CVEs to Nov'17

- For each establish how microkernel-based design would change impact


sel4 Hypothetical sel4-based OS

OS structured in *isolated* components, minimal inter-component dependencies, *least privilege*

Functionality comparable to Linux




sel4 Hypothetical Security-Critical App



- App requires:
- IP networking
 - File storage
 - Display output

sel4 Analysing CVEs




6

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



sel4 Analysing CVEs




7

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



sel4 Analysing CVEs




8

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



sel4 Analysing CVEs




9

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



sel4 Analysing CVEs




10

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



sel4 All Critical Linux CVEs to 2017



11

COMP9242 2019T2 W09b: Local OS Research

© Gemot Heiser 2019 - CC Attribution License



Summary

OS structure matters!

- Microkernels definitely improve security
- Monolithic OS design is *fundamentally flawed from security point of view*


[Biggs et al., APSys'18]

Use of a monolithic OS in security- or safety-critical scenarios is professional malpractice!



Cogent

Beyond the Kernel




Cogent: Code & Proof Co-Generation

Aim: Reduce cost of verified systems code

- Restricted, purely functional *systems* language
- Type- and memory safe, not managed
- Turing incomplete
- File system case-studies: BilbyFs, ext2, F2FS, VFAT

[O'Connor et al, ICFP'16; Amani et al, ASPLOS'16]




Manual Proof Effort

BilbyFS functions	Effort	Isabelle LoP	Cogent SLoC	Cost \$/SLoC	LoP/SLoC
isync()/iget() library	9.25 pm	13,000	1,350	150	10
sync()-specific	3.75 pm	5,700	300	260	19
iget()-specific	1 pm	1,800	200	100	9
seL4	12 py	180,000	8,700 C	350	20

BilbyFS: 4,200 LoC Cogent

Addressing Verification Cost



Dependability-cost tradeoff:

- Reduced faults through safe language
- Property-based testing (QuickCheck)
- Model checking
- Full functional correctness proof


Spec reuse!

Work in progress:

- Language expressiveness
- Reduce boiler-plate code
- Network stacks
- Device drivers


Time Protection

Refresh: Microarchitectural Timing Channels



Contention for shared hardware resources affects execution speed, leading to timing channels


OS Must Enforce *Time Protection*



Preventing interference is core duty of the OS!

- *Memory protection* is well established
- *Time protection* is completely absent


Time Protection: No Sharing of HW State



seL4 Spatial Partitioning: Cache Colouring


System permanently coloured

Partitions restricted to coloured memory




seL4 Spatial Partitioning: Cache Colouring

- Partitions get frame pools of disjoint colours
- seL4: userland supplies kernel memory ⇒ colouring userland colours kernel memory



Shared kernel image

seL4 Channel Through Kernel Code



Channel matrix: Conditional probability of observing output signal (time) given input signal (system-call number)


seL4 Colouring the Kernel

Remaining shared kernel data:


- Scheduler queue array & bitmap
- Few pointers to current thread state

Ensure deterministic access!

Each partition has own kernel image



seL4 Spatial Partitioning: Cache Colouring



- Partitions get frame pools of disjoint colours
- seL4: userland supplies kernel memory \Rightarrow colouring userland colours kernel memory
- Per-partition kernel image to colour kernel


Ensure deterministic access!

Remaining shared kernel data:


- Scheduler queue array & bitmap
- Few pointers to current thread state

seL4 Channel Through Kernel Code

Raw channel



Channel with cloned kernel




seL4 Temporal Partitioning: Flush on Switch

Must remove any history dependence!


- Switch user context
- Flush on-core state
- Reprogram timer
- return

seL4 D-Cache Channel

Raw channel




Channel with flushing



seL4 Flush-Time Channel

Raw channel



seL4 Temporal Partitioning: Flush on Switch

Must remove any history dependence!

1. $T_0 = \text{current_time}()$
2. Switch user context
3. Flush on-core state
4. Touch all shared data needed for return
5. `while ($T_0 + \text{WCET} < \text{current_time}()$);`
6. Reprogram timer
7. return


Latency depends on prior execution!

Time padding to remove dependency


Ensure deterministic execution

seL4 Flush-Time Channel

Raw channel




Channel with deterministic flushing



seL4 Performance Impact of Colouring

Splash-2 benchmarks on Arm A9



- Overhead mostly low
- Not evaluated is cost of not using super pages [Ge et al., EuroSys'19]

Arch	seL4 clone	Linux fork+exec
x86	79 μs	257 μs
Arm	608 μs	4,300 μs

A New HW/SW Contract

For all shared microarchitectural resources:

aISA: augmented ISA

1. Resource must be spatially partitionable or flushable
2. Concurrently shared resources must be spatially partitioned
3. Resource accessed solely by virtual address
must be flushed and not concurrently accessed
4. Mechanisms must be sufficiently specified for OS to partition or reset
5. Mechanisms must be constant time, or of specified, bounded latency
6. Desirable: OS should know if resettable state is derived from data, instructions, data addresses or instruction addresses

Cannot share HW threads across security domains!

[Ge et al., APSys'18]

seL4 Can Time Protection Be Verified?

1. Correct treatment of spatially partitioned state:
 - Need hardware model that identifies all such state (augmented ISA)
 - To prove:
 - No two domains can access the same physical state**
2. Correct flushing of time-shared state
 - Not trivial: eg proving all cleanup code/data are forced into cache after flush
 - Needs an actual cache model
 - Even trickier: need to prove padding is correct
 - ... without explicitly reasoning about time!

Functional property!

Transforms timing channels into storage channels!

Functional property!

sel4 Verifying Time Padding

- Idea: Minimal formalisation of hardware clocks (abstract time)
 - Monotonically-increasing counter
 - Can add constants to time values
 - Can compare time values

To prove: padding loop terminates as soon as timer value $\geq T_0 + WCET$

[Heiser et al., HotOS'19]

Functional property

Making COTS Hardware Dependable


Satellites: SWaP vs Dependability

Space is becoming commoditized:

- many, small (micro-) satellites
- increasing cost pressure

Harsh environment for electronics:

- temperature fluctuations
- ionising radiation




NCUBE2 by Bjørn Pedersen, NTNU (CC BY 1.0)


Radiation-hardened processors are slow, bulky and expensive

Use redundancy of cheap COTS multicores

Traditional Redundancy Approaches



sel4 Redundant Co-Execution (RCoE)



RCoE: Two Variants

Loosely-coupled RCoE

- Sync on syscalls & exceptions
- Preemptions in usermode not further synchronised (imprecise)

- Low overhead
- Cannot support racy apps, threads, virtual machines

Closely-coupled RCoE

- Sync on instruction
- Precise preemptions

- High overhead
- Supports all apps
- May need re-compile

sel4 Comparison to Rad-Hardened Processor

	Sabre Lite	RAD750
Cores @ clock	4 @ 800 MHz	1 @ 133 MHz
Performance	4 × 2,000 DMIPS	240 DMIPS
Power	< 5 W	< 6 W
Energy Efficiency	200 DMIPS/W	40 DMIPS/W
Cost	\$200	\$200,000
Perf/Cost	5 DMIPS/\$	0.0002 DMIPS/\$


Assuming 2× overhead, TMR

[Shen et al., DSN'19]


2002 price

Real-World Use


sel4 DARPA HACMS




sel4 ULB Architecture




sel4 Incremental Cyber Retrofit




sel4 Incremental Cyber Retrofit




seL4 Incremental Cyber Retrofit




seL4 Issue: Capabilities are Low-Level




seL4 Simple But Non-Trivial System




seL4 Component Middleware: CAMkES




seL4 HACMS UAV Architecture



seL4 Enforcing the Architecture



sel4 Architecture Analysis



sel4 Military-Grade Security

Cross-Domain Desktop Compositor



- Multi-level secure terminal
- Successful defence trial in AU
 - Evaluated in US, UK, CA
 - Formal security evaluation soon

Pen10.com.au crypto communication device in use in AU, UK defence



sel4 Real-World Use

Courtesy Boeing, DARPA

